Home > Dedicated IC Foundry > Technology > Advanced 12-inch Technology > 55nm Technology
55nm Technology    
Future R&D Plans
Leading Edge Technology
Advanced 12-inch Technology
55nm Technology
65nm Technology
90nm Technology
0.13μm Technology
Design For Manufacturing
More-than-Moore Technology
Application Specific Solutions
Open Innovation Platform®
Grand Alliance
TSMC's 55nm process is a 90% linear shrink process from the 65nm process. It provides cost savings while maintaining the same speed with similar or lower power. The 55nm logic family includes General Purpose (GP) and Low Power (LP) options. Both of these two processes have SPICE model, standard cell, memory compiler and critical IP support so that designers can access 55nm technology just as they would any full node process. Designers can easily shrink 65nm products with minimum re-characterization.

TSMC December 2017 Revenue Report(2018/01/10)
TSMC November 2017 Revenue Report(2017/12/08)
Media Contacts

Open Innovation Platform®
Tech Symposiums, Trade Shows, Industry Events & Investor Meetings
TSMC Value Chain Aggregator
Business Contacts
Document Center
TSMC-Onlinenew window
Online information and transaction for our customers.
The web-based portal for smarter supplier interactions.
Member Login
Join TSMC member to get the latest press releases and financial reports.
Find more information about TSMC.
Open Innovation Platform® Home     Contact Us     Site Map     FAQ     Legal Notice & Trademark Information     Privacy Policy
Copyright© Taiwan Semiconductor Manufacturing Company Limited 2010-2017, All Rights Reserved.