Home > Dedicated IC Foundry > Services > Advanced Packaging & Services > Wafer Level Chip Scale Package Services
Wafer Level Chip Scale Package Services    
Design Services
Mask Services
Advanced Packaging & Services
Wafer Bumping Services
Wafer Level Chip Scale Package Services
CoWoS® (Chip-on-Wafer-on-Substrate) Services
InFO (Integrated Fan-Out) Services
Testing Services
Integrated Backend Services
Open Innovation Platform®
Grand Alliance
TSMC's Wafer Level Chip Scale Package (WLCSP) portfolio meets the growing demand for fully integrated assembly and test solutions.

WLCSP services utilize industry-standard surface mount assembly techniques to achieve the many cost-saving benefits associated with other JEDEC standard area array packages. Current product applications include Bluetooth, WLAN, cellular RF, handset audio, UWB, mobile TV, power management IC, codec and touch screen controllers.

TSMC WLCSP Service Benefits:

Early engagement that speeds advanced technology migration.
High Quality
TSMC controls its WLCSP process through the same quality standards in its world class wafer fabs.
Capacity Management
TSMC plans WLCSP capacity based on silicon demand to streamline finished goods planning and simplify supply chain logistics.
Fast Yield Feedback
Concurrent silicon-to-package engineering drives constant yield improvement data.

TSMC Reports Second Quarter EPS of NT$2.57(2019/07/18)
TSMC June 2019 Revenue Report(2019/07/10)
Media Contacts

Open Innovation Platform®
Tech Symposiums, Trade Shows, Industry Events & Investor Meetings
TSMC Value Chain Aggregator
Business Contacts
Document Center
TSMC-Onlinenew window
Online information and transaction for our customers.

The web-based portal for smarter supplier interactions.
Find more information about TSMC.
Open Innovation Platform® Home     Contact Us     Site Map     FAQ     Legal Notice & Trademark Information     Privacy & Cookies Policy
Copyright© Taiwan Semiconductor Manufacturing Company Limited 2010-2019, All Rights Reserved.